#UVM

Також: universal verification methodology

Standard SystemVerilog methodology for functional verification of chip designs. Covers testbench components, sequences, constrained random stimulus, scoreboards, and functional coverage.