Also: systemverilog

Hardware description language for RTL design and verification, with SystemVerilog extensions. Covers testbenches and assertions, synthesis for FPGA and ASIC flows, and simulation tooling.